

# WEST Search History

DATE: Thursday, November 04, 2004

<u>Hide?</u>	<u>Set Name</u>	<u>Query</u>	<u>Hit Count</u>
	<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ</i>		
<input type="checkbox"/>	L21	L20 and l19 and l18	1
<input type="checkbox"/>	L20	(high bandwidth or highbandwidth or high-bandwidth) l4	1
<input type="checkbox"/>	L19	(dynamic random access memory or DRAM) cache memories	156
<input type="checkbox"/>	L18	multiprocessor chip	52
<input type="checkbox"/>	L17	l4 same l15	1
<input type="checkbox"/>	L16	l5 same L15	12
<input type="checkbox"/>	L15	programmable l5	12
<input type="checkbox"/>	L14	programmable l5	0
<input type="checkbox"/>	L13	l3 same L12	2
<input type="checkbox"/>	L12	l5 same l2	144
<input type="checkbox"/>	L11	l5 same l4 same l3	1
<input type="checkbox"/>	L10	l3 and l5 and l4 and l2	3
<input type="checkbox"/>	L9	L6 and l4 and l2	1
<input type="checkbox"/>	L8	L6 and l5 and l2	2
<input type="checkbox"/>	L7	L6 and l5 and l2 and l1	2
<input type="checkbox"/>	L6	l3 same L5	43
<input type="checkbox"/>	L5	selector circuit	14076
<input type="checkbox"/>	L4	signal bus	20272
<input type="checkbox"/>	L3	cache memories	35578
<input type="checkbox"/>	L2	redundant element or redundancies	84271
<input type="checkbox"/>	L1	integrated circuit or IC	1439188

END OF SEARCH HISTORY